×

DSSHA1数据资料(英文)

消耗积分:0 | 格式:pdf | 大小:164 KB | 2011-10-11

分享资料个

 

The DSSHA1 coprocessor with 64-byte RAM is a synthesizableregister transfer level (RTL) implementation ofthe FIPS 180-3 Secure Hash Algorithm (SHA-1), eliminatingthe need to develop software to perform the complexSHA-1 computation required for authenticatingSHA-1 devices. The DSSHA1 can compute SHA-1 messageauthentication codes (MACs) for use with MaximSHA-1 devices, such as the DS1963S, DS1961S,DS28E10, DS28E02, DS2460, DS28CN01, andDS28E01-100. The device can output the 20-byte MACresult from registers required for comparison againstSHA-1 slave devices. When incorporated into a design,DSSHA1 also provides an offloading function, relieving amicrocontroller of performing the SHA-1 computation.
下载并关注上传者 开通VIP，低至0.08元下载/次

声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !