DS2151, DS2153 Interfacing to

通信设计应用

63人已加入

描述

Abstract: Interfacing between the Hitachi HD64570 and the DS2151 for T1 lines or the DS2153 for E1 lines.

DS2

MCSI-0 and MCS-1 are in Bit Synchronous HDLC controller mode. MSCI-0 is used for B-Channel signaling while MCSI-1 is used for the FDL in T1 applications and Sa bits in E1 applications.

The DS2151, DS2153 is shown in a "loop timed" configuration. TCLK and TSYNC are derived from RCLK and RSYNC. The Elastic Stores are disabled. SYSCLK (not shown) should be connected to VSS. RCHBLK and TCHBLK are used to independently select portions (DSO's) of the transmit and receive PCM streams.

打开APP阅读更多精彩内容
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

全部0条评论

快来发表一下你的评论吧 !

×
20
完善资料,
赚取积分