技术简介37 :取代被动混合延迟线与全硅延迟线-Tech B

通信设计应用

63人已加入

描述

Abstract: Dallas Semiconductor’s all-silicon delay lines provide a low-cost alternative to the traditional delay line constructed of discrete components. This note briefly describes the differences in technology between the two types of delay lines and covers some of the issues required when designing an all-silicon delay line in as a replacement for a modular delay line.

As the availability of hybrid delay lines continues to decline, there is an increasing need for an alternative approach. When system redesigns/upgrades occur, there is an opportunity to design in silicon replacements and alleviate these problems.

Maxim does not offer direct replacements for any passive delay lines. However, in many cases functional replacements are available, subject to certain limitations. Passive delays are, by nature, analog devices with respect to input and output characteristics, whereas the silicon upgrades are purely digital. Some passive delays are used in purely analog applications, in which case no replacement option exists. In other applications, passive delays are used in digital fashion but with reduced voltage levels (e.g., ECL). Replacement in this case may be possible if a system redesign using regular TTL or CMOS levels is planned.

The critical effect of output loading of passive devices on in-system timing must be considered when planning a silicon solution replacement.

Finally, some passive devices are used to generate very small delays in the nanosecond range. Our current delay line implementation does not allow generation of less than approximately 3ns delay.

打开APP阅读更多精彩内容
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
  • 相关推荐

全部0条评论

快来发表一下你的评论吧 !

×
20
完善资料,
赚取积分