Skew Correction Using Delay Li

通信设计应用

63人已加入

描述

Abstract: This application note describes using delay lines to correct system timing or "skew" of phased signals such as data and clock signals. Skew can be caused by signal delays in the signal path or inherent incompatibilities between system integrated circuits.

In systems with distributed clocks, great care is taken to ensure phase integrity through clock distribution trees. In cases where both long and short clock runs are needed, a similar configuration to the one above can be used to delay clocks taking short routes relative to those taking longer routes.

Line

Note in this example that two successive tap outputs are used to feed the clock drivers, not the master clock and the first tap. This is because smaller delays are available tap-to-tap than from input to Tap 1, (e.g., down to 2ns for the DS1004). The smallest input to Tap 1 delay in the family is 4ns for the DS1100U-20, which may be too long unless very long runs are experienced.

打开APP阅读更多精彩内容
声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

全部0条评论

快来发表一下你的评论吧 !

×
20
完善资料,
赚取积分