资料下载
ADP5037双3兆赫800毫安降压两个300毫安LDO稳压器
分享资料个
The ADP5037 combines two high performance buck regulators and two low dropout （LDO） regulators in a small， 24-lead 4 mm × 4 mm LFCSP to meet demanding performance and board space requirements. The high switching frequency of the buck regulators enables tiny multilayer external components and minimizes the board space. When the MODE pin is set high， the buck regulators operate in forced PWM mode. When the MODE pin is set low and the load is above a predefined threshold， the buck regulators operate in PWM mode. When the load current falls below a predefined threshold， the regulator operates in power save mode （PSM）， improving the light-load efficiency.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
