电子说
作为电子工程师,在音频编解码器的评估和开发过程中,一款合适的评估板至关重要。今天就来详细介绍一下CDB42L52评估板,它为评估CS42L52编解码器提供了理想的解决方案。
文件下载:CDB42L52.pdf
| 评估板的各种连接器具有不同的功能,如VP(J35)提供+1.6V至+5.25V电源输入,USB(J94)用于与PC进行I²C控制端口信号连接等,具体连接信息如下表所示: | CONNECTOR | REF | INPUT/OUTPUT | SIGNAL PRESENT |
|---|---|---|---|---|
| VP | J35 | Input | +1.6 V to +5.25 V Power Supply. | |
| GND | J4 | Input | Ground Reference . | |
| USB | J94 | Input/Output | USB connection to PC for I²C control port signals. | |
| SPDIF OPTICAL OUT | OPT2 | Output | CS8406 digital audio output via optical cable. | |
| SPDIF COAX OUT | J68 | Output | CS8406 digital audio output via coaxial cable. | |
| SPDIF OPTICAL IN | OPT3 | Input | CS8416 digital audio input via optical cable. | |
| SPDIF COAX IN | J61 | Input | CS8416 digital audio input via coaxial cable. | |
| I/O Header | J8 | Input/Output | I/O for Clocks & Data. | |
| S/W CONTROL | J109 | Input/Output | I/O for external I²C control port signals. | |
| MICRO JTAG | J110 | Input/Output | I/O for programming the micro controller (U84). | |
| FPGA JTAG | J75 | Input/Output | I/O for programming the FPGA (U5). | |
| MICRO RESET | S4 | Input | Reset for the micro controller (U5). | |
| FPGA PROGRAM | S2 | Input | Reload Xilinx program into the FPGA from Flash (U14). | |
| H/W BOARD RESET | S1 | Input | Reset for the CS42L52 (U1). | |
| LINE1A/1B | J33 | Input | 1/8” audio jacks for analog input signal to CS42L52. | |
| LINE2A/2B | J37 | Input | ||
| LINE3A_MIC1- /3B_MIC2- | J45 | Input | 1/8” audio jacks for Line or MIC analog input signals to CS42L52. | |
| LINE4A_MIC1+ /4B_MIC2+ | J50 | |||
| SPEAKER A-/A+ | J6 | Output | 1/8” audio jack speaker A-/A+ outputs. | |
| SPEAKER B-/B+ | J18 | |||
| SPEAKER A- | J60 | Output | Binding Post speaker outputs. | |
| SPEAKER A+ | J59 | |||
| SPEAKER B- | J101 | |||
| SPEAKER B+ | J99 | |||
| HP/Line Output | J40 | Output | Stereo 1/8” jack for DAC outputs. When headphones are plugged in to HP Connect, this output is disconnected. | |
| HP Connect | J21 | Output | Stereo headphone jack for DAC outputs. | |
| PCM I/O | J78 | Input/Output | Digital Audio and Clocks to/from a DSP device. |
| 跳线可用于选择不同的功能,如电压源、负载电阻、滤波方式等,具体跳线设置如下表所示: | JMP | LABEL | PURPOSE | POSITION | FUNCTION SELECTED |
|---|---|---|---|---|---|
| J31 | VL | *+1.8V | Voltage source is +1.8 V regulator. | ||
| Selects source of voltage for the VL supply | +2.5V | Voltage source is +2.5 V regulator. | |||
| +3.3V | Voltage source is +3.3 V regulator. | ||||
| J36 | VA_HP | Selects source of voltage for the VA_HP supply | *+1.8V | Voltage source is +1.8 V regulator. | |
| +2.5V | Voltage source is +2.5 V regulator. . | ||||
| J25 | VA | Selects source of voltage for the VA supply | *+1.8V | Voltage source is +1.8 V regulator. | |
| +2.5V | Voltage source is +2.5 V regulator. . | ||||
| J28 J52 | VD VL +VA_HP VA | VD supply | *SHUNTED +2.5V | 1 Ω series resistor is shorted. Voltage source is +2.5 V regulator. . | |
| J47 J74 | |||||
| Current Measurement | OPEN | 1 Ω series resistor in power supply path. | |||
| J48 J39 J7 | AIN1A_AC_DC AIN1A_AC_DC VP | Selects either AC or DC couple for AIN1A Input | *OPEN | AIN1A input is AC coupled to ADC. | |
| SHUNTED | AIN1A input is DCcoupled to ADC. | ||||
| *OPEN | AIN1A input is AC coupled to ADC. | ||||
| Selects either AC or DC couple for AIN1B Input | |||||
| J38 | SHUNTED | AIN1A input is DCcoupled to ADC. | |||
| MIC1-_BIAS | Selects MICBIAS for MIC1- Input | *OPEN | AIN3A/MIC1- Input from Audio Jack. | ||
| SHUNTED | AIN3A/MIC1- Input is MICBIAS. | ||||
| J46 | MIC2-_BIAS | Selects MICBIAS for MIC1- Input | *OPEN | AIN3B/MIC2- Input from Audio Jack. | |
| SHUNTED | AIN3B/MIC2- Input is MICBIAS. | ||||
| J49 | MIC1+_BIAS | Selects MICBIAS for MIC1+ Input | *OPEN | AIN4A/MIC1+ Input from Audio Jack. | |
| SHUNTED | AIN4A/MIC1+ Input is MICBIAS. | ||||
| J51 | MIC2+_BIAS | Selects MICBIAS for MIC2+ Input | *OPEN | AIN4B/MIC2+ Input from Audio Jack. | |
| SHUNTED | AIN4B/MIC2+ Input is MICBIAS. | ||||
| J13 | SPKRA-_FLT/NOFLT | Selects FLT or NOFLT output for SPKOUTA- | 1 - 2 | No filtered output selected for SPKOUTA-. | |
| *2 - 3 | LC filtered output selected for SPKOUTA-. | ||||
| SPKRA+_FLT/NOFLT | Selects FLT or NOFLT output for SPKOUTA+ | 1 - 2 | No filtered output selected for SPKOUTA+. | ||
| J16 | *2 - 3 | LC filtered output selected for SPKOUTA+. | |||
| SPKRB-_FLT/NOFLT | Selects FLT or NOFLT output for | 1 - 2 | No filtered output selected for SPKOUTB-. | ||
| J11 | SPKOUTB- Selects FLT or NOFLT output for | *2 - 3 | LC filtered output selected for SPKOUTB-. | ||
| J20 | SPKRB+_-FLT/NOFLT | 1 - 2 | No filtered output selected for SPKOUTB+. | ||
| SPKOUTB+ | *2 - 3 | LC filtered output selected for SPKOUTB+. | |||
| J14 | SPKR_A-_CONN | for SPKOUTA- | *2 - 3 | LC filtered SPKOUTA- to J6 and J60. | |
| J17 | SPKR_A+_CONN | Selects LCFLT or RCFLT output for SPKOUTA+ | 1 - 2 | RC filtered SPKOUTA+ to J6. | |
| *2 - 3 | LC filtered SPKOUTA+ to J6 and J59. | ||||
| J12 | SPKR_B-_CONN | Selects LCFLT or RCFLT output for SPKOUTB- | 1 - 2 | RC filtered SPKOUTB- to J18. | |
| *2 - 3 | LC filtered SPKOUTB- to J18 and J101. | ||||
| J23 | SPKR_B+_CONN | Selects LCFLT or RCFLT output | 1 - 2 | RC filtered SPKOUTB+ to J18. | |
| for SPKOUTB+ | *2 - 3 | LC filtered SPKOUTB+ to J18 and J99. | |||
| J15 | MONO | Selects Full or Half Bridge output for SPKOUTA-/+ | *OPEN | Stereo Full Bridge outputs to J60 and J59. | |
| SHUNTED | Mono Full Bridge output to J60 and J59. | ||||
| J19 | MONO | Selects Full or Half Bridge output | *OPEN | Stereo Full Bridge outputs to J101 and J99. | |
| for SPKOUTB-/+ | SHUNTED | Mono Full Bridge output to J101 and J99. | |||
| J3 | Selects 32 or 16 ohm load for | 1 - 2 | 16 ohm load selected. | ||
| HP/LINEB_R_LOAD | HP/LINE_OUTB (DAC out) Selects 32 or 16 ohm load for | 2 - 3 | 32 ohm load selected. | ||
| J9 | HP/LINEA_R_LOAD | 1 - 2 | 16 ohm load selected. | ||
| HP/LINE_OUTA (DAC out) | 2 - 3 | 32 oh |
全部0条评论
快来发表一下你的评论吧 !