| Function | Single-ended |
| Additive RMS jitter (Typ) (fs) | 45 |
| Output frequency (Max) (MHz) | 200 |
| Number of outputs | 10 |
| Output supply voltage (V) | 3.3, 2.5 |
| Core supply voltage (V) | 2.5, 3.3 |
| Output skew (ps) | 100 |
| Features | Pin control |
| Operating temperature range (C) | -40 to 85 |
| Rating | Catalog |
| Output type | LVTTL |
| Input type | LVTTL |
- High-Performance 1:10 Clock Driver
- Operates up to 200?MHz at VDD 3.3 V
- Pin-to-Pin Skew < 100 ps at VDD 3.3 V
- VDD Range: 2.3 V to 3.6 V
- Operating Temperature Range –40°C to 105°C
- Supports 105oC Ambient Temperature (see
Thermal Considerations) - Output Enable Glitch Suppression
- Distributes One Clock Input to Two Banks of Five
Outputs - 25-Ω On-Chip Series Damping Resistors
- Packaged in 24-Pin TSSOP
The CDCVF2310 device is a high-performance, low-skew clock buffer that operates up to 200 MHz. Two banks of five outputs each provide low-skew copies of CLK. After power up, the default state of the outputs is low regardless of the state of the control pins. For normal operation, the outputs of bank 1Y[0:4] or 2Y[0:4] can be placed in a low state when the control pins (1G or 2G, respectively) are held low and a negative clock edge is detected on the CLK input. The outputs of bank 1Y[0:4] or 2Y[0:4] can be switched into the buffer mode when the control pins (1G and 2G) are held high and a negative clock edge is detected on the CLK input. The device operates in a 2.5-V and 3.3-V environment. The built-in output enable glitch suppression ensures a synchronized output enable sequence to distribute full period clock signals.
The CDCVF2310 is characterized for operation from –40°C to 85°C.