| Sample rate (Max) (MSPS) | 62 |
| Resolution (Bits) | 12 |
| Number of input channels | 1 |
| Interface type | Parallel CMOS, TTL |
| Analog input BW (MHz) | 170 |
| Features | Low Power |
| Rating | Catalog |
| Input range (Vp-p) | 2 |
| Power consumption (Typ) (mW) | 354 |
| Architecture | Pipeline |
| SNR (dB) | 66 |
| ENOB (Bits) | 10.6 |
| SFDR (dB) | 82 |
| Operating temperature range (C) | -40 to 85 |
| Input buffer | No |
- Single Supply Operation
- Low Power Consumption
- Power Down Mode
- On-Chip Reference Buffer
Key Specifications
- Resolution: 12 Bits
- Conversion Rate: 62 MSPS (min)
- Bandwidth: 170 MHz
- DNL: ±0.5 LSB(typ)
- INL: ±1.0 LSB(typ)
- SNR: 66 dB(typ)
- SFDR: 78 dB(typ)
- Data Latency: 6 Clock Cycles
- Supply Voltage: +3.3V ± 300 mV
- Power Consumption, 62 MHz: 354 mW(typ)
All trademarks are the property of their respective owners.
The ADC12L063 is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 62 Megasamples per second (MSPS), minimum. This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance. Operating on a single 3.3V power supply, this device consumes just 354 mW at 62 MSPS, including the reference current. The Power Down feature reduces power consumption to just 50 mW.
The differential inputs provide a full scale input swing equal to ±VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. For ease of use, the buffered, high impedance, single-ended reference input is converted on-chip to a differential reference for use by the processing circuitry. Output data format is 12-bit offset binary.
This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of ?40°C to +85°C.