公司logo

华秋商城

1.8w內容 |  99w+浏览量  |  179粉丝

+关注

--- 产品详情 ---

具有复位功能的高速 CMOS 逻辑六路 D 型触发器
Number of channels (#) 6
Technology Family HCT
Supply voltage (Min) (V) 4.5
Supply voltage (Max) (V) 5.5
Input type TTL-Compatible CMOS
Output type Push-Pull
Clock Frequency (Max) (MHz) 17
IOL (Max) (mA) 4
IOH (Max) (mA) -4
ICC (Max) (uA) 160
Features Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode
  • Buffered Positive Edge Triggered Clock
  • Asynchronous Common Reset
  • Fanout (Over Temperature Range)
    • Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
  • Wide Operating Temperature Range . . . -55°C to 125°C
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • HC Types
    • 2V to 6V Operation
    • High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
  • HCT Types
    • 4.5V to 5.5V Operation
    • Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
    • CMOS Input Compatibility, Il 1μA at VOL, VOH

The ?HC174 and ?HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The MR\ input, when low, sets all outputs to a low state.

Each output can drive ten low power Schottky TTL equivalent loads. The ?HCT174 is functional as well as, pin compatible to the ?LS174.