资料下载
×
pci2050/pci2050I pdf datasheet
消耗积分:0 |
格式:rar |
大小:333 |
2009-02-17
李杰
分享资料个
The Texas Instruments PCI2050 PCI-to-PCI bridge provides a high-performance connection path between two
peripheral component interconnect (PCI) buses. Transactions occur between masters on one PCI bus and targets
on another PCI bus, and the PCI2050 allows bridged transactions to occur concurrently on both buses. The bridge
supports burst-mode transfers to maximize data throughput, and the two bus traffic paths through the bridge act
independently.
The PCI2050 bridge is compliant with the PCI Local Bus Specification, and can be used to overcome the electrical
loading limits of 10 devices per PCI bus and one PCI device per expansion slot by creating hierarchical buses. The
PCI2050 provides two-tier internal arbitration for up to nine secondary bus masters and may be implemented with
an external secondary PCI bus arbiter.
The CompactPCIE hot-swap extended PCI capability is provided which makes the PCI2050 an ideal solution for
multifunction CompactPCI cards and for adapting single-function cards to hot-swap compliance.
The PCI2050 bridge is compliant with the PCI-to-PCI Bridge Specification 1.1. The PCI2050 provides compliance
for PCI Power Management 1.0 and 1.1. The PCI2050 has been designed to lead the industry in power conservation.
An advanced CMOS process is used to achieve low system power consumption while operating at PCI clock rates
up to 33 MHz.
The PCI2050I is an industrial version of the PCI2050 that has a larger operating temperature range. All references
to the PCI2050 also apply to the PCI2050I unless otherwise noted.
peripheral component interconnect (PCI) buses. Transactions occur between masters on one PCI bus and targets
on another PCI bus, and the PCI2050 allows bridged transactions to occur concurrently on both buses. The bridge
supports burst-mode transfers to maximize data throughput, and the two bus traffic paths through the bridge act
independently.
The PCI2050 bridge is compliant with the PCI Local Bus Specification, and can be used to overcome the electrical
loading limits of 10 devices per PCI bus and one PCI device per expansion slot by creating hierarchical buses. The
PCI2050 provides two-tier internal arbitration for up to nine secondary bus masters and may be implemented with
an external secondary PCI bus arbiter.
The CompactPCIE hot-swap extended PCI capability is provided which makes the PCI2050 an ideal solution for
multifunction CompactPCI cards and for adapting single-function cards to hot-swap compliance.
The PCI2050 bridge is compliant with the PCI-to-PCI Bridge Specification 1.1. The PCI2050 provides compliance
for PCI Power Management 1.0 and 1.1. The PCI2050 has been designed to lead the industry in power conservation.
An advanced CMOS process is used to achieve low system power consumption while operating at PCI clock rates
up to 33 MHz.
The PCI2050I is an industrial version of the PCI2050 that has a larger operating temperature range. All references
to the PCI2050 also apply to the PCI2050I unless otherwise noted.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
