资料下载
双锁相环四输入多行卡自适应时钟转换器ad9559数据表
分享资料个
The AD9559 is a low loop bandwidth clock multiplier that provides jitter cleanup and synchronization for many systems， including synchronous optical networks （SONET/SDH）。 The AD9559 generates an output clock synchronized to up to four external input references. The digital PLL allows for reduction of input time jitter or phase noise associated with the external references. The digitally controlled loop and holdover circuitry of the AD9559 continuously generates a low jitter output clock even when all reference inputs have failed. The AD9559 operates over an industrial temperature range of −40°C to +85°C. If a single DPLL version of this part is needed， refer to the AD9557.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
