资料下载
×
Designing High-Performance DSP
消耗积分:0 |
格式:rar |
大小:344 |
2010-02-25
分享资料个
Today’s class of high-performance FPGAs, such as the Altera® Stratix® III device, provide design engineers with a hardware platform that is capable of addressing the computational requirements needed to implement many
next-generation wireless and video algorithms. Although these devices provide dedicated hardware to implement the
basic building blocks of digital signal processing (DSP) algorithms such as multiply-accumulate (MAC), designers
still must meet the challenges of rapidly taking an algorithm from concept to implementation in the register transfer
level (RTL).
Historically, the design flow consisted of modeling the algorithm functionality in a high-level language such as C++
and then hand-coding it in RTL. This manual method of RTL creation is not only time consuming and error prone, but
often is highly sensitive to back-end routing delay problems. Catapult high-level C++ synthesis has been used to
build ASIC hardware sub-systems such as extremely complex and compute-intensive applications found in wireless,
video, and image processing. Combining Catapult’s ASIC capabilities with Altera Accelerated Libraries provides
designers with a rapid path from algorithms modeled in ANSI C++ to optimized RTL running in FPGA hardware.
Furthermore, this design flow allows designers to directly target the FPGA DSP blocks from C++, easily solving back-end timing problems using high-level synthesis constraints.
next-generation wireless and video algorithms. Although these devices provide dedicated hardware to implement the
basic building blocks of digital signal processing (DSP) algorithms such as multiply-accumulate (MAC), designers
still must meet the challenges of rapidly taking an algorithm from concept to implementation in the register transfer
level (RTL).
Historically, the design flow consisted of modeling the algorithm functionality in a high-level language such as C++
and then hand-coding it in RTL. This manual method of RTL creation is not only time consuming and error prone, but
often is highly sensitive to back-end routing delay problems. Catapult high-level C++ synthesis has been used to
build ASIC hardware sub-systems such as extremely complex and compute-intensive applications found in wireless,
video, and image processing. Combining Catapult’s ASIC capabilities with Altera Accelerated Libraries provides
designers with a rapid path from algorithms modeled in ANSI C++ to optimized RTL running in FPGA hardware.
Furthermore, this design flow allows designers to directly target the FPGA DSP blocks from C++, easily solving back-end timing problems using high-level synthesis constraints.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
