资料下载
×
建立一个脉冲宽度鉴别使用延迟线-Building a Pul
消耗积分:3 |
格式:rar |
大小:449 |
2009-04-22
33391
分享资料个
Abstract: A delay line can be used to build a clock fail detector circuit that can determine if a system clock frequency falls below, or rises above, a predetermined value. This application note explains how to use the precise time delay generated by the delay line to build a "window" around the clock time period to determine if it rises above or drops below a specified time period range. An example is given using the DS1000 (now obsolete and replaced with the DS1100). The application note is relevant for all delay lines and can be used as an example to build programmable clock fail detectors using programmable delay lines. Such circuits could be used not only in built-in-test but also in production testing applications.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
