×

采用Synopsys编译器,编译器和黄金实物的先进芯片设计合成

消耗积分:2 | 格式:rar | 大小:15565 | 2009-07-11

分享资料个

UNIX is a registered trademark of UNIX Systems Laboratories, Inc.
Verilog is a registered trademark of Cadence Design Systems, Inc.
RSPF and DSPF is a trademark of Cadence Design Systems, Inc.
SDF and SPEF is a trademark of Open Verilog International.
Synopsys, PrimeTime, Formality, DesignPower, DesignWare and SOLV-IT! are
registered trademarks of Synopsys, Inc.
Design Analyzer, Design Vision, Physical Compiler, Design Compiler, DFT
Compiler, VHDL Compiler, HDL Compiler, ECO Compiler, Library Compiler,
Synthetic Libraries, DesignTime, Floorplan Manager, characterize, dont_touch,
dont_touch_network and uniquify, are trademarks of Synopsys, Inc.
SolvNET is a service mark of Synopsys, Inc.
All other brand or product names mentioned in this document, are trademarks or
registered trademarks of their respective companies or organizations.
All ideas and concepts provided in this book are authors own, and are not endorsed
by Synopsys, Inc. Synopsys, Inc. is not responsible for information provided in this
book.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !