vivado仿真出错: 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
基于FPGA vivado 17.2 Basys3 示波器实验设计
集成电路芯片封装技术知识详解