资料下载
CN0540硬件描述语言设计
分享资料个
Table of Contents
CN0540 HDL Reference Design
Overview
The HDL reference design for the CN0540 provides all the interfaces that are necessary to interact with the devices on the 24-bit data acquisition system designed for IEPE sensors.
The design have a SPI Engine instance to control and acquire data from the AD7768-1 24-bit precisions ADC, providing support to capture continuous samples at maximum sampling rate. Currently the design support FPGA carriers from both Intel and Xilinx.
Used devices
Evaluation board
Supported FPGA carrier
HDL Design Description
The design is built upon ADI's generic HDL reference design framework. In the ADI Reference Designs HDL User Guide can be found an in-depth presentation and instructions about the HDL design framework in general.
The reference design uses the standard SPI Engine Framework to interface the AD7768-1 ADC. The SPI offload module, which can be used to capture continuous data stream at maximum data rate, is triggered by the DRDY (data ready) signal of the device.
In order to build the HDL design the user has to go through the following steps:
- Confirm that you have the right tools (see Release notes)
- Clone the HDL GitHub repository (see https://wiki.analog.com/resources/fpga/docs/git)
- Build the project (see https://wiki.analog.com/resources/fpga/docs/build)
HDL Downloads
Software sources
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
