资料下载
TI_PGA309单片机的应用重量天平
分享资料个
The PGA309 has a user-accessible test pin （Test， pin 9） that stops the internal state machine cycle and
enables the output drive （VOUT） when it is brought high （logic ‘1’）。 This mode can be used for simple
troubleshooting or initial configuration diagnostics during the system design phase. During normal
（stand-alone） operation， the Test pin must be pulled or shorted to GND （logic ‘0’）。 If the Test pin is pulled
high at any time， the following conditions occur：
• The PGA309 internal state machine is interrupted and reset to its initial state. Any EEPROM
transactions are interrupted and the two-wire bus is released.
• The PGA309 output （VOUT） is enabled.
• All internal registers remain at their current values. If the Test pin is high when the supply becomes
valid， the registers stay in the initial （POR） state，and output is enabled immediately.
• An external controller can modify any of the writeable PGA309 registers using either a one-wire or
two-wire digital interface.
• The Test pin has a 25µA typical pull-down current source.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
