资料下载
RMII 10/100的节能以太网与HP Auto-MDIX功能和flexpwr技术收发器LAN8740A/LAN8740Ai数据表
分享资料个
The LAN8740A/LAN8740Ai is a low-power 10BASE-T/100BASE-TX physical layer （PHY） transceiver with variable I/O voltage that is compliant with the IEEE 802.3， 802.3u， and 802.3az （Energy Efficient Ethernet） standards. Energy Efficient Ethernet （EEE） support results in significant power savings during low link utilizations. The LAN8740A/LAN8740Ai supports communication with an Ethernet MAC via a standard MII （IEEE 802.3u）/RMII interface. It contains a full-duplex 10-BASE-T/100BASE-TX transceiver and supports 10 Mbps （10BASE-T） and 100 Mbps （100BASE-TX） operation. The LAN8740A/LAN8740Ai implements auto-negotiation to automatically determine the best possible speed and duplex mode of operation. HP Auto-MDIX support allows the use of direct connect or cross-over LAN cables. Integrated Wake on LAN （WoL） support provides a mechanism to trigger an interrupt upon reception of a perfect DA， broadcast， magic packet， or wakeup frame. The LAN8740A/LAN8740Ai supports both IEEE 802.3-2005 compliant and vendor-specific register functions. However， no register access is required for operation. The initial configuration may be selected via the configuration pins as described in Section 3.7， “Configuration Straps”。 Register-selectable configuration options may be used to further define the functionality of the transceiver. The LAN8740A/LAN8740Ai can be programmed to support wake-on-LAN at the physical layer， allowing detection of configurable Wake-up Frame and Magic packets. This feature allows filtering of packets at the PHY layer， without requiring MAC intervention. Additionally， the LAN8740A/LAN8740Ai supports cable diagnostics which allow the device to identify opens/shorts and their location on the cable via vendor-specific registers. Per IEEE 802.3-2005 standards， all digital interface pins are tolerant to 3.6 V. The device can be configured to operate on a single 3.3 V supply utilizing an integrated 3.3 V to 1.2 V linear regulator. The linear regulator may be optionally disabled， allowing usage of a high efficiency external regulator for lower system power dissipation.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
