资料下载
×
航空总线接口通信系统的设计与实现
消耗积分:3 |
格式:rar |
大小:333 |
2009-03-30
刘洋
分享资料个
采用现场可编程门列阵设计ARINC429, MIL-STD-1553B 航空总线接口通信系统，实现总线设备之间的互联。介绍该系统的硬件
结构、总线协议的模块划分及其内部结构。在QuartusII 中利用VHDL 语言进行编程，并用专门的综合工具Synplify pro8.1 对设计进行优
化，通过将程序下载到硬件中，验证设计的准确性和可靠性。
关键词：航空总线；通信系统；总线协议；现场可编程门阵列
Design and Implementation of Avionics Bus
Interface Communication System
CHEN Wei-tao, SHI Zhong-ke
(School of Automation, Northwestern Polytechnical University, Xi’an 710072)
【Abstract】The ARINC429, MIL-STD-1553B and CAN avionics bus interface communication system based on Field Programmable Gate
Array(FPGA) are designed, which links different bus instruments. The hardware design, bus protocol module division and its internal structure are
introduced. This design is programmed by VHDL language in QuartusII design platform, and is synthesized in the Synplify pro8.1 developing
environment, which is the professional synthesize instrument. By downloading the design into FPGA chip, the reliability and veracity is verified.
【Key words】avionics bus; communication system; bus protocol; Field Programmable Gate Array(FPGA)
结构、总线协议的模块划分及其内部结构。在QuartusII 中利用VHDL 语言进行编程，并用专门的综合工具Synplify pro8.1 对设计进行优
化，通过将程序下载到硬件中，验证设计的准确性和可靠性。
关键词：航空总线；通信系统；总线协议；现场可编程门阵列
Design and Implementation of Avionics Bus
Interface Communication System
CHEN Wei-tao, SHI Zhong-ke
(School of Automation, Northwestern Polytechnical University, Xi’an 710072)
【Abstract】The ARINC429, MIL-STD-1553B and CAN avionics bus interface communication system based on Field Programmable Gate
Array(FPGA) are designed, which links different bus instruments. The hardware design, bus protocol module division and its internal structure are
introduced. This design is programmed by VHDL language in QuartusII design platform, and is synthesized in the Synplify pro8.1 developing
environment, which is the professional synthesize instrument. By downloading the design into FPGA chip, the reliability and veracity is verified.
【Key words】avionics bus; communication system; bus protocol; Field Programmable Gate Array(FPGA)
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
