资料下载
×
使ISP(在系统可编程)电路设计性能最优的规则列表
消耗积分:5 |
格式:rar |
大小:333 |
2009-05-13
分享资料个
Charge pumps, the heart of the XC9500/XL ISP circuitry
require a modest amount of care. The voltages to which the
pumps must rise are directly derived from the external voltage
supplied to the VCCINT pins on the XC9500/XL parts.
Because these elevated voltages must be within their prescribed
values to properly program the CPLD, it is vital that
they be provided with very clean (noise free) voltage within
the right range. This suggests the first two key rules:
1. Make sure VCC is within the rated value: 5V ±5% for
XC9500/XL and 3.3V ±10% for XC9500/XL.
2. Provide both 0.1 and 0.01 mF capacitors at every VCC
point of the chip, and attached directly to the nearest
ground.
require a modest amount of care. The voltages to which the
pumps must rise are directly derived from the external voltage
supplied to the VCCINT pins on the XC9500/XL parts.
Because these elevated voltages must be within their prescribed
values to properly program the CPLD, it is vital that
they be provided with very clean (noise free) voltage within
the right range. This suggests the first two key rules:
1. Make sure VCC is within the rated value: 5V ±5% for
XC9500/XL and 3.3V ±10% for XC9500/XL.
2. Provide both 0.1 and 0.01 mF capacitors at every VCC
point of the chip, and attached directly to the nearest
ground.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
