×

CD4014.pdf

消耗积分:5 | 格式:rar | 大小:133 | 2008-04-02

分享资料个

The CD4014BC is an 8-stage parallel input/serial output
shift register. A parallel/serial control input enables individual
JAM inputs to each of 8 stages. Q outputs are available
from the sixth, seventh and eighth stages. All outputs have
equal source and sink current capabilities and conform to
standard “B” series output drive.
When the parallel/serial control input is in the logical “0”
state, data is serially shifted into the register synchronously
with the positive transition of the clock. When the parallel/
serial control input is in the logical “1” state, data is jammed
into each stage of the register synchronously with the positive
transition of the clock.
All inputs are protected against static discharge with diodes
to VDD and VSS.
Features
 Wide supply voltage range: 3.0V to 15V
 High noise immunity: 0.45 VDD (typ.)
 Low power TTL compatibility: Fan out of 2 driving 74L
or 1 driving 74LS
 5V–10V–15V parametric ratings
 Symmetrical output characteristics
 Maximum input leakage:
1 μA at 15V over full temperature range

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !