资料下载
×
CD4024.pdf
消耗积分:3 |
格式:rar |
大小:122 |
2008-04-02
百灵千岛酱
分享资料个
The CD4024BC is a 7-stage ripple-carry binary counter.
Buffered outputs are externally available from stages 1
through 7. The counter is reset to its logical “0” stage by a
logical “1” on the reset input. The counter is advanced one
count on the negative transition of each clock pulse.
Features
Wide supply voltage range: 3.0V to 15V
High noise immunity: 0.45 VDD (typ.)
Low power TTL compatibility: Fan out of 2 driving 74L
or 1 driving 74LS
High speed: 12 MHz (typ.)
input pulse rate VDD − VSS = 10V
Fully static operation
Buffered outputs are externally available from stages 1
through 7. The counter is reset to its logical “0” stage by a
logical “1” on the reset input. The counter is advanced one
count on the negative transition of each clock pulse.
Features
Wide supply voltage range: 3.0V to 15V
High noise immunity: 0.45 VDD (typ.)
Low power TTL compatibility: Fan out of 2 driving 74L
or 1 driving 74LS
High speed: 12 MHz (typ.)
input pulse rate VDD − VSS = 10V
Fully static operation
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
