资料下载
×
CD4029.pdf
消耗积分:5 |
格式:rar |
大小:122 |
2008-04-02
分享资料个
The CD4029BC is a presettable up/down counter which
counts in either binary or decade mode depending on the
voltage level applied at binary/decade input. When binary/
decade is at logical “1”, the counter counts in binary, otherwise
it counts in decade. Similarly, the counter counts up
when the up/down input is at logical “1” and vice versa.
A logical “1” preset enable signal allows information at the
“jam” inputs to preset the counter to any state asynchronously
with the clock. The counter is advanced one count
at the positive-going edge of the clock if the carry in and
preset enable inputs are at logical “0”. Advancement is
inhibited when either or both of these two inputs is at logical
“1”. The carry out signal is normally at logical “1” state
and goes to logical “0” state when the counter reaches its
maximum count in the “up” mode or the minimum count in
the “down” mode provided the carry input is at logical “0”
state.
All inputs are protected against static discharge by diode
clamps to both VDD and VSS.
Features
Wide supply voltage range: 3V to 15V
High noise immunity: 0.45 VDD (typ.)
Low power TTL compatibility: fan out of 2 driving 74L
or 1 driving 74LS
Parallel jam inputs
Binary or BCD decade up/down counting
counts in either binary or decade mode depending on the
voltage level applied at binary/decade input. When binary/
decade is at logical “1”, the counter counts in binary, otherwise
it counts in decade. Similarly, the counter counts up
when the up/down input is at logical “1” and vice versa.
A logical “1” preset enable signal allows information at the
“jam” inputs to preset the counter to any state asynchronously
with the clock. The counter is advanced one count
at the positive-going edge of the clock if the carry in and
preset enable inputs are at logical “0”. Advancement is
inhibited when either or both of these two inputs is at logical
“1”. The carry out signal is normally at logical “1” state
and goes to logical “0” state when the counter reaches its
maximum count in the “up” mode or the minimum count in
the “down” mode provided the carry input is at logical “0”
state.
All inputs are protected against static discharge by diode
clamps to both VDD and VSS.
Features
Wide supply voltage range: 3V to 15V
High noise immunity: 0.45 VDD (typ.)
Low power TTL compatibility: fan out of 2 driving 74L
or 1 driving 74LS
Parallel jam inputs
Binary or BCD decade up/down counting
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
