×

CD40174.pdf

消耗积分:3 | 格式:rar | 大小:122 | 2008-04-02

golabs

分享资料个

The CD40174BC consists of six positive-edge triggered Dtype
flip-flops; the true outputs from each flip-flop are externally
available. The CD40175BC consists of four positiveedge
triggered D-type flip-flops; both the true and complement
outputs from each flip-flop are externally available.
All flip-flops are controlled by a common clock and a common
clear. Information at the D inputs meeting the set-up
time requirements is transferred to the Q outputs on the
positive-going edge of the clock pulse. The clearing operation,
enabled by a negative pulse at Clear input, clears all
Q outputs to logical “0” and Q s (CD40175BC only) to logical
“1”.
All inputs are protected from static discharge by diode
clamps to VDD and VSS.
Features
 Wide supply voltage range: 3V to 15V
 High noise immunity: 0.45 VDD (typ.)
 Low power TTL compatibility:
fan out of 2 driving 74L or 1 driving 74 LS
 Equivalent to MC14174B, MC14175B
 Equivalent to MM74C174, MM74C175

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !