资料下载
xilinx Synthesizable 200 MHz Z
刘高
分享资料个
xilinx Synthesizable 200 MHz ZBT SRAM Interface.
The Virtex™ series and the Spartan™-II family of FPGAs provide access to a variety of on-chip
and off-chip RAM resources. In addition to the on-chip SelectRAM™ and Block SelectRAM+™,
a Virtex or Spartan-II design can interface to Megabytes of external high-speed SRAM and
DRAM. The combination of the high-speed SelectI/O resource and on-chip CLKDLL (Clock
Delay-Locked Loop) enables the interface to operate at maximum RAM speeds. A Virtex or
Spartan-II interface to ZBT (Zero Bus Turnaround) SRAM provides interleaved Read/Write
without wasteful turnaround cycles.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
