资料下载
ZBT SRAM Controller Reference
彭友旺
分享资料个
ZBT SRAM Controller Reference Design for APEX II Devices
As communication systems require more low-latency, high-bandwidth
interfaces for peripheral components, designs need high-throughput
memory with efficient bus utilization. The previous generation of static
memory types are inefficient when they frequently switch between
reading from and writing to the memory. To address this problem, IDT,
Micron, and Motorola have developed the new zero-bus turnaround
(ZBT) SRAM architecture. To implement this new memory, Altera has
developed a ZBT SRAM controller reference design for use with
APEXTM II devices.
This application note describes the functionality of the Altera ZBT
SRAM controller reference design and explains the data tree structure,
along with installation, compilation, and simulation, of the design file.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
