资料下载
MPC860P PowerQUICC微处理器特性及功能简介
分享资料个
The MPC860 Plus (MPC860P) is a pin-compatible enhanced version of the MPC860
PowerQUICC™ microprocessor that increases the instruction cache size from 4 to 16
Kbytes and the data cache from 4 to 8 Kbytes. Dual-port RAM is increased from 5 to 8
Kbytes, extending the flexibility and capabilities of the communications processor module (CPM). The MPC860P is also capable of system clock rates of 80 MHz and faster.
The MPC860P is a versatile, one-chip integrated microprocessor and peripheral
combination that can be used in a variety of controller applications, excelling particularly in communications and networking products. The MPC860P has two processing blocks, the embedded PowerPC core and the CPM. The CPM supports four serial communications controllers (SCCs); however, there are actually eight serial channels—four SCCs, two serial management controllers (SMCs), one serial peripheral interface (SPI) and one I2C interface. This dual-processor architecture provides lower power consumption than traditional architectures because the CPM off-loads peripheral tasks from the core.
As a superset of the MPC860SR and the MPC860T (revision D), the MPC860P supports
ATM features including the UTOPIA interface, 10/100 base-T (Fast) Ethernet, and QMC
microcode for multichannel HDLC support.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
