资料下载
静态或动态混合信号设计及验证（ snug2005第一纸）
strongmen110
分享资料个
As we approach nanometer design and beyond, the completeness of design verifications
related to physical design has become a key factor to working silicon in functionality as well
as performance. Besides the required white box, black box test suites which check for
functionality of the design, parasitics extraction is a must to reflect the actual timing delay of
signal routes. Signals crosstalk is a well-known issue which affects signal integrity. Special
attention should also be paid to address IR drop on the power supplies which directly degrade
the transistor performance.
As we are planning on the design & verification flow for the next generation SOC, should
we focus more on static or dynamic or both? This paper will attempt to address some of the
newer issues in both approaches.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
