资料下载
×
DS90CR218A,pdf datasheet (+3.3
消耗积分:3 |
格式:rar |
大小:552 |
2009-10-14
vinww特烦恼
分享资料个
The DS90CR218A receiver deserializes three input LVDS
data streams into 21 bits of CMOS/TTL output data. When
operating at the maximum input clock rate of 85 Mhz, the
LVDS data is received at 595 Mbps per data channel for a
total data throughput of 1.785 Gbit/sec (233 Mbytes/sec).
The narrow bus and LVDS signalling of the DS90CR218A is
an ideal means to solve EMI and cable size problems associated
with wide, high-speed TTL interfaces.
data streams into 21 bits of CMOS/TTL output data. When
operating at the maximum input clock rate of 85 Mhz, the
LVDS data is received at 595 Mbps per data channel for a
total data throughput of 1.785 Gbit/sec (233 Mbytes/sec).
The narrow bus and LVDS signalling of the DS90CR218A is
an ideal means to solve EMI and cable size problems associated
with wide, high-speed TTL interfaces.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
