资料下载
LAN9353三端口10/100以太网交换机与管理 单期/RMII/Turbo MII或双RMII
分享资料个
The LAN9353 is a full featured， 3 port 10/100 managed Ethernet switch designed for embedded applications where performance， flexibility， ease of integration and system cost control are required. The LAN9353 combines all the functions of a 10/100 switch system， including the Switch Fabric， packet buffers， Buffer Manager， Media Access Controllers （MACs）， PHY transceivers， and serial management. IEEE 1588v2 is supported via the integrated IEEE 1588v2 hardware time stamp unit， which supports end-to-end and peer-to-peer transparent clocks. The LAN9353 complies with the IEEE 802.3 （full/half-duplex 10BASE-T and 100BASE-TX） Ethernet protocol， IEEE 802.3az Energy Efficient Ethernet （EEE） （100Mbps only）， and 802.1D/802.1Q network management protocol specifications， enabling compatibility with industry standard Ethernet and Fast Ethernet applications. 100BASE-FX is supported via an external fiber transceiver. At the core of the device is the high performance， high efficiency 3 port Ethernet Switch Fabric. The Switch Fabric contains a 3 port VLAN layer 2 Switch Engine that supports untagged， VLAN tagged， and priority tagged frames. The Switch Fabric provides an extensive feature set which includes spanning tree protocol support， multicast packet filtering and Quality of Service （QoS） packet prioritization by VLAN tag， destination address， port default value or DIFFSERV/TOS， allowing for a range of prioritization implementations. 32K of buffer RAM allows for the storage of multiple packets while forwarding operations are completed， and a 512 entry forwarding table provides ample room for MAC address forwarding tables. Each port is allocated a cluster of 4 dynamic QoS queues which allow each queue size to grow and shrink with traffic， effectively utilizing all available memory. This memory is managed dynamically via the Buffer Manager block within the Switch Fabric. All aspects of the Switch Fabric are managed via the Switch Fabric configuration and status registers， which are indirectly accessible via the system control and status registers.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
