资料下载
×
Frequently Asked Questions B46
消耗积分:3 |
格式:rar |
大小:169 |
2010-07-23
王秀兰
分享资料个
Agilent’s FPGA dynamic probe provides greater
real-time measurement productivity for logic
analysis based validation of FPGAs and the
surrounding system. The tool features:
• Increased visibility —Traditional logic analyzer
probes limit engineers to measuring signals at the
periphery of the FPGA. With Agilent’s FPGA
dynamic probe, engineers are able to measure up to
128 internal FPGA signals for each external FPGA
pin dedicated to debug.
• Faster probing changes — Agilent’s FPGA dynamic
probe enables your design team to move probe
points internal to the FPGA with a mouse click —
without any design changes and without any
changes to the timing of your design.
• Automatic setup of the logic analyzer — The FPGA
dynamic probe maps internal signal names from
your FPGA design tool to your logic analyzer. The
signal-naming capability of the Agilent FPGA probe
eliminates mistakes and saves you the time it would
take to manually set up signal and bus names and
logic analyzer connections, providing a significant
advantage over logic analyzers without this
capability.
real-time measurement productivity for logic
analysis based validation of FPGAs and the
surrounding system. The tool features:
• Increased visibility —Traditional logic analyzer
probes limit engineers to measuring signals at the
periphery of the FPGA. With Agilent’s FPGA
dynamic probe, engineers are able to measure up to
128 internal FPGA signals for each external FPGA
pin dedicated to debug.
• Faster probing changes — Agilent’s FPGA dynamic
probe enables your design team to move probe
points internal to the FPGA with a mouse click —
without any design changes and without any
changes to the timing of your design.
• Automatic setup of the logic analyzer — The FPGA
dynamic probe maps internal signal names from
your FPGA design tool to your logic analyzer. The
signal-naming capability of the Agilent FPGA probe
eliminates mistakes and saves you the time it would
take to manually set up signal and bus names and
logic analyzer connections, providing a significant
advantage over logic analyzers without this
capability.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
