资料下载
×
C8051F021 pdf datasheet (8K IS
消耗积分:10 |
格式:rar |
大小:444 |
2008-10-10
南风一号
分享资料个
The C8051F020/1/2/3 devices are fully integrated mixed-signal System-on-a-Chip MCUs with 64 digital I/O pins (C8051F020/2) or 32 digital I/O pins (C8051F021/3). Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.
•High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 25 MIPS)
•In-system, full-speed, non-intrusive debug interface (on-chip)
•True 12-bit (C8051F020/1) or 10-bit (C8051F022/3) 100 ksps 8-channel ADC with PGA and analog multiplexer
•True 8-bit ADC 500 ksps 8-channel ADC with PGA and analog multiplexer
•Two 12-bit DACs with programmable update scheduling
•64k bytes of in-system programmable FLASH memory
•4352 (4096 + 256) bytes of on-chip RAM
•External Data Memory Interface with 64k byte address space
•SPI, SMBus/I2C, and (2) UART serial interfaces implemented in hardware
•Five general purpose 16-bit Timers
•Programmable Counter/Timer Array with five capture/compare modules
•On-chip Watchdog Timer, VDD Monitor, and Temperature Sensor
With on-chip VDD monitor, Watchdog Timer, and clock oscillator, the C8051F020/1/2/3 devices are truly stand-alone System-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.
On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.
•High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 25 MIPS)
•In-system, full-speed, non-intrusive debug interface (on-chip)
•True 12-bit (C8051F020/1) or 10-bit (C8051F022/3) 100 ksps 8-channel ADC with PGA and analog multiplexer
•True 8-bit ADC 500 ksps 8-channel ADC with PGA and analog multiplexer
•Two 12-bit DACs with programmable update scheduling
•64k bytes of in-system programmable FLASH memory
•4352 (4096 + 256) bytes of on-chip RAM
•External Data Memory Interface with 64k byte address space
•SPI, SMBus/I2C, and (2) UART serial interfaces implemented in hardware
•Five general purpose 16-bit Timers
•Programmable Counter/Timer Array with five capture/compare modules
•On-chip Watchdog Timer, VDD Monitor, and Temperature Sensor
With on-chip VDD monitor, Watchdog Timer, and clock oscillator, the C8051F020/1/2/3 devices are truly stand-alone System-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.
On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
