资料下载
lan9250 10/100工业以太网控制器与物理层
分享资料个
The LAN9250 is a full-featured， single-chip 10/100 Ethernet controller designed for embedded applications where performance， flexibility， ease of integration and system cost control are required. The LAN9250 has been specifically designed to provide high performance and throughput for 16-bit applications. The LAN9250 complies with the IEEE 802.3 （full/half-duplex 10BASE-T and 100BASE-TX） Ethernet protocol， IEEE 802.3az Energy Efficient Ethernet （EEE） （100Mbps only）， and the IEEE 1588v2 precision time protocol. 100BASE-FX is supported via an external fiber transceiver. The LAN9250 includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The integrated checksum offload engines enable the automatic generation of the 16-bit checksum for received and transmitted Ethernet frames， offloading the task from the CPU. The LAN9250 also includes large transmit and receive data FIFOs to accommodate high latency applications. In addition， the LAN9250 memory buffer architecture allows highly efficient use of memory resources by optimizing packet granularity. The LAN9250 also supports features which reduce or eliminate packet loss. The internal 16-KByte SRAM can hold over 200 received packets. If the receive FIFO gets too full， the LAN9250 can automatically generate flow control packets to the remote node， or assert back-pressure on the remote node by generating network collisions.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
-
果松TREE
2019-04-09
0 回复 举报多谢老大的分享 收起回复
- 相关下载
- 相关文章
