资料下载
×
HSP45256 pdf datasheet (Binary
消耗积分:3 |
格式:rar |
大小:233 |
2009-01-09
YYXIAO
分享资料个
The Intersil HSP45256/883 is a high-speed, 256 tap binary
correlator. It can be configured to perform one-dimensional
or two-dimensional correlations of selectable data precision
and length. Multiple HSP45256’s can be cascaded for
increased correlation length. Unused taps can be masked
out for reduced correlation length.
The correlation array consists of eight 32-tap stages. These
may be cascaded internally to compare 1, 2, 4 or 8-bit input
data with a 1-bit reference. Depending on the number of bits
in the input data, the length of the correlation can be up to
256, 128, 64, or 32 taps. The HSP45256 can also be
configured as two separate correlators with window sizes
from 4 by 32 to 1 by 128 each. The Mask Register can be
used to prevent any subset of the 256 bits from contributing
to the correlation score.
The9- output of the correlation array (correlation score)
feeds the weight and sum logic, which gives added flexibility
to the data format. In addition, an offset register is provided
so that a preprogrammed value can be added to the correlation
score. This result is then passed through a user programmable
delay stage to the cascade summer. The delay
stage simplifies the cascading of multiple correlators by
compensating for the latency of previous correlators.
The Binary Correlator is configured by writing a set of control
registers via a standard microprocessor interface. To simplify
operation, both the Control and Reference Registers are
double buffered. This allows the user to load new mask and
reference data while the current correlation is in progress.
correlator. It can be configured to perform one-dimensional
or two-dimensional correlations of selectable data precision
and length. Multiple HSP45256’s can be cascaded for
increased correlation length. Unused taps can be masked
out for reduced correlation length.
The correlation array consists of eight 32-tap stages. These
may be cascaded internally to compare 1, 2, 4 or 8-bit input
data with a 1-bit reference. Depending on the number of bits
in the input data, the length of the correlation can be up to
256, 128, 64, or 32 taps. The HSP45256 can also be
configured as two separate correlators with window sizes
from 4 by 32 to 1 by 128 each. The Mask Register can be
used to prevent any subset of the 256 bits from contributing
to the correlation score.
The9- output of the correlation array (correlation score)
feeds the weight and sum logic, which gives added flexibility
to the data format. In addition, an offset register is provided
so that a preprogrammed value can be added to the correlation
score. This result is then passed through a user programmable
delay stage to the cascade summer. The delay
stage simplifies the cascading of multiple correlators by
compensating for the latency of previous correlators.
The Binary Correlator is configured by writing a set of control
registers via a standard microprocessor interface. To simplify
operation, both the Control and Reference Registers are
double buffered. This allows the user to load new mask and
reference data while the current correlation is in progress.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
