资料下载
STWD100 pdf datasheet (Watchdo
分享资料个
The STWD100 watchdog timer circuits are self-contained devices which prevent system
failures that are caused by certain types of hardware errors (non-responding peripherals,
bus contention, etc.) or software errors (bad code jump, code stuck in loop, etc.).
The STWD100 watchdog timer has an input, WDI, and an output, WDO (see Figure 2). The
input is used to clear the internal watchdog timer periodically within the specified timeout
period, twd (see Section 3: Watchdog timing). While the system is operating correctly, it
periodically toggles the watchdog input, WDI. If the system fails, the watchdog timer is not
reset, a system alert is generated and the watchdog output, WDO, is asserted (see
Section 3: Watchdog timing).
The STWD100 circuit also has an enable pin, EN (see Figure 2), which can enable or
disable the watchdog functionality. The EN pin is connected to the internal pull-down
resistor. The device is enabled if the EN pin is left floating.
Features
■ Current consumption 13 μA typ.
■ Available watchdog timeout periods are
3.4 ms, 6.3 ms, 102 ms and 1.6 s
■ Chip-enable input
■ Open drain or push-pull WDO output
■ Operating temperature range: –40 to +125 °C
■ Package SOT23-5, SC70-5 (SOT323-5)
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
-
fangpeip
2011-10-14
0 回复 举报hao ji le 好极了 收起回复
- 相关下载
- 相关文章
