资料下载
FMC插入器&Xilinx KC705参考设计
王刚
分享资料个
Table of Contents
AD9649 Evaluation Board, FMC Interposer & Xilinx KC705 Reference Design
Introduction
The AD9649 is a 14-bit, monolithic, single channel analog-to-digital converter (ADC) with a conversion rate of up to 80MSPS. This reference design includes the device data capture and SPI interface. The samples are written to the external DDR-DRAM on KC705. It allows programming the device and monitoring it's internal registers via SPI. The board also provides other options to drive the clock to the ADC.
Supported Devices
Supported Carriers
Quick Start Guide
The bit file provided combines the FPGA bit file and the SDK elf files. It may be used for a quick check on the system. All you need is the hardware and a PC running a UART terminal and the programmer (IMPACT).
Required Hardware
- KC705 board
- AD9649 evaluation board & Power supply
- ADC FMC interposer board
- Signal/Clock generator
Required Software
- Xilinx ISE (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
- A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.
Bit file
- Download the gzip file and extract the sw/cf_ad9649_ebz.bit file.
Running Demo (SDK) Program
To begin make the following connections (see image below):
- Connect the AD9649 evaluation board to the FMC Interposer board.
- Connect the interposer board to the FMC-LPC connector of KC705 board.
- Connect power to KC705 and the AD9649 evaluation boards.
- Connect two USB cables from the PC to the JTAG and UART USB connectors on KC705.
- Follow the AD9649 evaluation board setup instructions.
After the hardware setup, turn the power on to the KC705 and the AD9649 evaluation boards.
Start IMPACT, and initialze the JTAG chain. The program should recognize the Kintex 7 device. Start a UART terminal (set to 57600 baud rate) and then program the device. If programming was successful, you should be seeing messages appear on the terminal as shown in figure below. After programming the AD9649, the program checks data capture on various test modes.
A chipscope bus plot of the captured input is shown below.
Using the reference design
Functional description
The reference design consists of two functional modules, a capture interface and a DMA interface. The capture interface provides the physical interface to the ADC. It is then transferred to the DMA module. The DMA module interfaces to the Xilinx AXI-DMA engine and stores a programmable number of samples on the external DDR-DRAM on KC705.
Registers
See the regmap.txt file inside the pcores.
Downloads
FPGA Referece Designs:
- KC705 (Source files): cf_ad9649_ebz_edk_14_4_2013_03_19.tar.gz
- KC705 (Bit files): cf_ad9649_ebz_sw_14_4_2013_03_19.tar.gz
Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See generating Xilinx netlist/verilog files from xco files for details.
- Questions? Ask Help & Support.
Tar file contents
The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to Xilinx EDK documentation for details.
| license.txt | ADI license & copyright information. |
| system.mhs | MHS file. |
| system.xmp | XMP file (use this file to build the reference design). |
| data/ | UCF file and/or DDR MIG project files. |
| docs/ | Documentation files (Please note that this wiki page is the documentation for the reference design). |
| sw/ | Software (Xilinx SDK) & bit file(s). |
| ../cf_lib/edk/pcores/ | Pcore repository. |
More information
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
