×

XAPP854-数字锁相环(DPLL)参考设计

消耗积分:0 | 格式:pdf | 大小:598 KB | 2012-02-13

分享资料个

Many applications require a clock signal to be synchronous, phase-locked, or derived fromanother signal, such as a data signal or another clock. This type of clock circuit is important in
many communications or audio video applications to keep data synchronized. In a digitalFPGA-based system, this function often uses external mixed-signal ICs, which add additionalcost, power, and complexity to the system. This application note and reference design providea digital phase-locked loop (DPLL) solution that utilizes spare resources in a Virtex™-4 FPGAand requires minimal external components. The performance of the DPLL is superior to mostintegrated mixed-signal solutions. The DPLL design can be used in many different applications,including jitter reduction PLLs, clock multiplier PLLs, clock recovery PLLs, and clockgenerators.
下载并关注上传者 低至0.43元/天 开通VIP 免费下载

声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !