资料下载
×
PC卡与容量大于64-M字节的通用存储器结合设计的卡结构及注
消耗积分:5 |
格式:rar |
大小:83 |
2009-05-21
分享资料个
1.0 INTRODUCTION .............................................5
2.0 ARCHITECTURE AND IMPLEMENTATION ...5
2.1 16-Mbyte Memory Pages, CIS and Memory
Array Decoder Logic....................................5
2.2 Selection and Command Logic.....................7
2.3 Address Extension Registers .......................7
2.4 Lower 24 Address Line Buffers ....................8
2.5 Data Transceiver..........................................8
3.0 CARD INFORMATION STRUCTURE (CIS) ....8
4.0 GENERAL DESIGN TRADEOFF
CONSIDERATIONS .....................................10
5.0 GENERAL SYSTEM DESIGN
CONSIDERATIONS .....................................11
6.0 SUMMARY ....................................................14
APPENDIX A: Ordering Information .................15
FIGURES
Figure 1. > 64-Mbyte PC Card with 16-Mbyte
Memory Paging ..................................6
2.0 ARCHITECTURE AND IMPLEMENTATION ...5
2.1 16-Mbyte Memory Pages, CIS and Memory
Array Decoder Logic....................................5
2.2 Selection and Command Logic.....................7
2.3 Address Extension Registers .......................7
2.4 Lower 24 Address Line Buffers ....................8
2.5 Data Transceiver..........................................8
3.0 CARD INFORMATION STRUCTURE (CIS) ....8
4.0 GENERAL DESIGN TRADEOFF
CONSIDERATIONS .....................................10
5.0 GENERAL SYSTEM DESIGN
CONSIDERATIONS .....................................11
6.0 SUMMARY ....................................................14
APPENDIX A: Ordering Information .................15
FIGURES
Figure 1. > 64-Mbyte PC Card with 16-Mbyte
Memory Paging ..................................6
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
