×

与X84161 X641 X129 MPS EEPROM 接

消耗积分:3 | 格式:rar | 大小:56 | 2009-05-26

mintsy

分享资料个

The following C routines can be used for interfacing to an MPS E2PROM and can be easily adapted for many different hardware platforms. For debugging purposes,a PC was used in conjunction with the XK84 ISA interface card. The schematic for this ISA card is shown in Figure 1. Depending on the position of
jumpers J1 and J2, an MPS E2PROM is memorymapped into 1 of 4 I/O address banks (as determined by jumper J2). Jumper J1 determines the exact address within the bank. This allows for any address to be chosen in the following ranges: 301h-307h, 309h-30Fh, 311h-317h, or 319h-31Fh. The single unused address in the selected bank (i.e. 300h, 308h, 310h, or 318h) is reserved for a D flip-flop used to toggle the WP pin. This glue logic is only necessary to provide a
generic ISA bus interface for an MPS E2PROM. For such applications, much of this logic may already exist on the target PC card or can be eliminated with a user supplied CE strobe (i.e. jumper J3).

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !