资料下载
×
74HC237 pdf datasheet
消耗积分:5 |
格式:rar |
大小:133 |
2008-08-06
分享资料个
MM54HC237/MM74HC237
3-to-8 Line Decoder With Address Latches
General Description
These devices utilize advanced silicon-gate CMOS technology,
to implement a three-to-eight line decoder with latches
on the three address inputs. When GL goes from low to
high, the address present at the select inputs (A, B and C) is
stored in the latches. As long as GL remains high no address
changes will be recognized. Output enable controls,
G1 and G2, control the state of the outputs independently of
the select or latch-enable inputs. All of the outputs are low
unless G1 is high and G2 is low. The 'HC237 is ideally suited
for the implementation of glitch-free decoders in storedaddress
applications in bus oriented systems.
The 54HC/74HC logic family is speed, function and pin-out
compatible with the standard 54LS/74LS logic family. All
inputs are protected from damage due to static discharge by
diodes to VCC and ground.
Features
Y Typical propagation delay: 20 ns
Y Wide supply range: 2±6V
Y Latched inputs for easy interfacing
Y Fanout of 10 LS-TTL loads
3-to-8 Line Decoder With Address Latches
General Description
These devices utilize advanced silicon-gate CMOS technology,
to implement a three-to-eight line decoder with latches
on the three address inputs. When GL goes from low to
high, the address present at the select inputs (A, B and C) is
stored in the latches. As long as GL remains high no address
changes will be recognized. Output enable controls,
G1 and G2, control the state of the outputs independently of
the select or latch-enable inputs. All of the outputs are low
unless G1 is high and G2 is low. The 'HC237 is ideally suited
for the implementation of glitch-free decoders in storedaddress
applications in bus oriented systems.
The 54HC/74HC logic family is speed, function and pin-out
compatible with the standard 54LS/74LS logic family. All
inputs are protected from damage due to static discharge by
diodes to VCC and ground.
Features
Y Typical propagation delay: 20 ns
Y Wide supply range: 2±6V
Y Latched inputs for easy interfacing
Y Fanout of 10 LS-TTL loads
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
