×

AVM Based Unified Verification

消耗积分:3 | 格式:rar | 大小:344 | 2010-07-04

分享资料个

This paper addresses the problem of current SoC functional verification productivity
by describing a means of Mentor’s advanced verification methodology (AVM) based
unified verification platform solution.
The continuing growth of system-on-a-chip (SOC) designs has pressured functional
verification engineers to create new and innovative ways of keeping pace.
Increasingly, complex designs, together with traditional functional verification
methods, have resulted in an extraordinary rise in the time required to complete
verification. It has come to a point where traditional methods are no longer a feasible
means of efficiently completing verification tasks. In an effort to close the
productivity gap between design and functional verification, high-level verification
languages have emerged. Such languages employ advanced techniques, such as
constrained randomization, assertion and functional coverage analysis. However, it is
the verification methodology that builds a verification environment that takes full
advantage of these technologies to solve complex verification challenges.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !