资料下载
×
tms320c54x pdf,tms320c54x data
消耗积分:5 |
格式:rar |
大小:444 |
2008-09-06
分享资料个
TMS320C54x Overview
The C54x has a high degree of operational flexibility and speed. It combines
an advanced modified Harvard architecture (with one program memory bus,
three data memory buses, and four address buses), a CPU with applicationspecific
hardware logic, on-chip memory, on-chip peripherals, and a highly
specialized instruction set. Spinoff devices that combine the C54x CPU with
customized on chip memory and peripheral configurations have been, and
continue to be, developed for specialized areas of the electronics market.
The C54x has a high degree of operational flexibility and speed. It combines
an advanced modified Harvard architecture (with one program memory bus,
three data memory buses, and four address buses), a CPU with applicationspecific
hardware logic, on-chip memory, on-chip peripherals, and a highly
specialized instruction set. Spinoff devices that combine the C54x CPU with
customized on chip memory and peripheral configurations have been, and
continue to be, developed for specialized areas of the electronics market.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
