资料下载
XRD64L43双10位ADC的CMOS 40msps
分享资料个
The XRD64L43 is two 10-bit， monolithic， 40 MSPS ADCs. Manufactured using a standard CMOS process， the XRD64L43 offers low power， low cost and excellent performance. The on-chip track-and-hold amplifier（T/H） and voltage reference （VREF） eliminate the need for external active components， requiring only an external ADC conversion clock for the application. The XRD64L43 analog input can be driven with ease due to the high input impedance. The design architecture uses 17 time- interleaved 10- bit SAR ADCs in each converter to achieve high conversion rate of 40 MSPS minimum. In order to insure and maintain accurate 10-bit operation with respect to time and temperature， XRD64L43 incorporates an auto-calibration circuit which continuously adjusts and matches the offset and linearity of each ADC. This auto-calibration circuit is transparent to the user after the initial 4.2ms calibration （168，000 initial clock cycles）。 The power dissipation is only 200mW at 40 MSPS with +2.7V power supply. The digital output data is straight binary format， and the tristate disable function is provided for common bus interface. The XRD64L43 internal reference provides cost savings and simplifies the design/development. The output voltage of the internal reference is set by two external resistors. The internal reference can be disabled if an external reference is used for a power savings of 50mW.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
- 相关下载
- 相关文章
