资料下载
×
建立一个时钟故障检测仪使用延迟线-Building a Cl
消耗积分:3 |
格式:rar |
大小:423 |
2009-04-22
吴湛
分享资料个
Abstract: In certain electronic equipment, measures must be taken to ensure that the equipment operates correctly even when there is a failure in a subsystem of the equipment. A good example is a Telecom router. If a clock driving the router fails, circuitry is required to detect this and route in an alternate clock signal if possible. This application brief describes how to design a clock fail circuit using a DS1000 delay line (now replaced with the DS1100). Two alternative examples are given. One uses a delay line and digital logic to generate a digital fail signal indicating the presence or loss of a clock signal. A second application is described where this circuit, in combination with some simple switching logic, can not only detect the functionality of a systems clock, but automatically switch in an alternate clock if the primary clock fails.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
