The SRL16E was introduced in the Virtex® FPGA architecture and is included in allvariants of the Spartan®-3 family. It is an alternate operating mode of a Look-Up Tablein which it becomes a 16-bit shift register as shown in Figure 1. The added capabilitythis configuration provides can lead to dramatic improvements in performance andcost savings to your design. However, the operation of this mode is not obvious, andan understanding of the underlying structure of an SRL16E is necessary to maximizethe benefits available from this configuration. The information and examplesin this White Paper will help you gain this understanding.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉