资料下载
×
对C5xx 80C5xx的闪速存储器进行在线编程
消耗积分:3 |
格式:rar |
大小:88 |
2009-07-01
goodmbby
分享资料个
The following approach describes the proceeding for in-system reprogramming of an
external (5V-only) FLASH code memory by using the internal ROM code. Due to the
´Havard Architecture´, an additional external logic (PLD) is used for a software
switching mechanism between code and data memory.
1 Memory Organization 4
2 Hardware Description 5
3 Functional Description of the ROM Software Routine 7
external (5V-only) FLASH code memory by using the internal ROM code. Due to the
´Havard Architecture´, an additional external logic (PLD) is used for a software
switching mechanism between code and data memory.
1 Memory Organization 4
2 Hardware Description 5
3 Functional Description of the ROM Software Routine 7
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
