×

高性能存储器测试设计原理,故障建模与自检

消耗积分:0 | 格式:rar | 大小:12288 | 2009-07-21

elecfansken

分享资料个

The idea for this book first lodged in my mind approximately five years
ago. Having worked on the design of advanced memory built-in self-test
since 1988, I saw a need in the industry and a need in the literature. Certain
fallacies had grown up and the same mistakes were frequently being
repeated. Many people “got away with” these mistakes. As the next
generation of chips was produced, however, the large number of bits on a
chip made the fruit of these mistakes very evident and the chip quality
suffered as a result.
Memory test, memory design, and memory self test are each intriguing
subjects. Sinking my teeth into a new memory design article in the Journal
of Solid State Circuits is a privilege. Sitting through a clear presentation at
the International Test Conference on memory testing can provide food for
thought about new ways that memories can fail and how they can be tested.
Reviewing a customer’s complex memory design and generating an efficient
self-test scheme is the most enjoyable work I do. Joining my colleagues at
the IEEE Memory Technology, Design, and Test Workshop provides some
real memory camaraderie. I hope that the reader will gain some insight from
this book into the ways that memories work and the ways that memories fail.
It is a fascinating area of research and development.
The key message of this book is that we need to understand the memories
that we are testing. We cannot adequately test a complex memory without
first understanding its design. Comprehending the design and the test of a
memory allows the best memory built-in self-test capabilities. These are
needed now and will be needed even more in the future.
This book is in many ways the culmination of 20 years experience in the
industry. Having worked in memory design, memory reliability development,
and most significantly in memory self test, has allowed me to
see memories in a different light. In each role, the objective has been to
generate robust, defect-free memories. Memory self test has grown from
infancy in the mid 1980s, when even its worth was questioned, to become a
relied upon contributor to memory quality and satisfied chip customers.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !