资料下载
×
Tools, Instruction Set, and Da
消耗积分:0 |
格式:rar |
大小:104 |
2009-07-27
385288
分享资料个
iused to envy CPU designers—the lucky engineers with access to expensive
tools and fabs. But, field-programmable gate arrays (FPGAs) have made
custom-processor and integratedsystem design much more accessible.
20–50-MHz FPGA CPUs are perfect for many embedded applications.
They can support custom instructions and function units, and can be
reconfigured to enhance system-on-chip (SoC) development, testing, debugging,
and tuning. Of course, FPGA systems offer high integration, short
time-to-market, low NRE costs, and easy field updates of entire systems.
FPGA CPUs may also provide new answers to old problems. Consider
one system designed by Philip Freidin. During self-test, its FPGA is
configured as a CPU and it runs the tests. Later the FPGA is reconfigured for
normal operation as a hardwired signal processing datapath. The ephemeral
CPU is free and saves money by eliminating test interfaces.
tools and fabs. But, field-programmable gate arrays (FPGAs) have made
custom-processor and integratedsystem design much more accessible.
20–50-MHz FPGA CPUs are perfect for many embedded applications.
They can support custom instructions and function units, and can be
reconfigured to enhance system-on-chip (SoC) development, testing, debugging,
and tuning. Of course, FPGA systems offer high integration, short
time-to-market, low NRE costs, and easy field updates of entire systems.
FPGA CPUs may also provide new answers to old problems. Consider
one system designed by Philip Freidin. During self-test, its FPGA is
configured as a CPU and it runs the tests. Later the FPGA is reconfigured for
normal operation as a hardwired signal processing datapath. The ephemeral
CPU is free and saves money by eliminating test interfaces.
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。 举报投诉
评论(0)
发评论
- 相关下载
- 相关文章
