×

针对PLL体系结构的频率合成及规划,Frequency Sy

消耗积分:2 | 格式:rar | 大小:433 | 2009-08-17

贾飞世

分享资料个

针对PLL体系结构的频率合成及规划:In many applications, it is desired to generate a set of frequencies from a single source frequency. This source could be a temperature controlled crystal oscillator (TCXO), a clock recovered from data, a recovered signal from GPS, or anything else that generates a fixed frequency. The set of frequencies
generated could be several simultaneous fixed
frequencies or a single frequency that is tunable. There may
also be intermediate frequencies that need to be chosen,
such as for the VCO (Voltage Controlled Oscillator) or the
phase detector (PD). Frequency planning is the selection of
these frequencies in an optimal way.
One common situation in frequency planning is when there is
a need to create many fixed frequencies from a single VCO
frequency. In this situation, all frequencies must divide into
the VCO frequency. For example, one could create 12.288
MHz and 30.72 MHz outputs from a single VCO frequency of 61.44 MHz as shown in Figure 1, by dividing the 61.44 MHz VCO frequency by 5 and 2 respectively.

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !