×

74ls90 pdf

消耗积分:10 | 格式:rar | 大小:555 | 2008-06-29

分享资料个

DM74LS90/DM74LS93
Decade and Binary Counters
General Description
Each of these monolithic counters contains four masterslave
flip-flops and additional gating to provide a divide-bytwo
counter and a three-stage binary counter for which the
count cycle length is divide-by-five for the 'LS90 and divideby-
eight for the 'LS93.
All of these counters have a gated zero reset and the LS90
also has gated set-to-nine inputs for use in BCD nine's complement
applications.
To use their maximum count length (decade or four bit binary),
the B input is connected to the QA output. The input
count pulses are applied to input A and the outputs are as
described in the appropriate truth table. A symmetrical divide-
by-ten count can be obtained from the 'LS90 counters
by connecting the QD output to the A input and applying the
input count to the B input which gives a divide-by-ten square
wave at output QA.
Features
Y Typical power dissipation 45 mW
Y Count frequency 42 MHz

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉

评论(0)
发评论

下载排行榜

全部0条评论

快来发表一下你的评论吧 !